

# Triggering on detached vertices



Giovanni Punzi  
INFN-Pisa


# Outline of this lecture

- ☞ Why detached vertices?
- ☞ Introductory considerations
- ☞ Early ideas / implementations
- ☞ Today: CDF & the Associative Memory
- ☞ Today: D0 more recent project
- ☞ Towards the future: L1 V-trigger@BTeV
- ☞ Towards the future: ideas for LHC

# Why detached vertices ?

- ☞ Heavy Flavors play a central role in HEP
  - Charm physics
  - B physics, CP violation, Bs oscillation
  - New physics at high Pt often couples to HF
- ☞ c and b lifetimes  $\sim 10^{-12}$  s - distinctive signature
  - Many decays have no leptons !
- ☞ Need for *large* samples/specific hadronic channels
- ☞ **Detached decay vertexes a crucial handle**
  - Specially important in hadronic collisions
  - High rates/high backgrounds/limited BW to tape:
  - need to select HF *before* writing data out

# Impact parameter



- ☞  $d$  from  $b/c$  decays:  
 $\sim 100\mu\text{m}$  (independent of  $P_t$ )
- ☞ Typical offline  $d$  resolution from Si systems:  $10\text{-}50\mu\text{m}$
- ☞ If relaxed, distinction signal - background washes out quickly

# Detached vertices, how to ?

- ☞ Often look for a number of detached tracks rather than a vertex
- ☞ Need track reconstruction with almost-offline quality in a very small time
- ☞ A more recent development in the art of triggering
  - A race between state-of-the art electronics and design and increasingly challenging experimental environments
  - Large parallel systems, new tracking ideas

# WA82/WA92: an early example ('90)

- ➡ Fixed target experiment, looks for c and b production in p-N collisions at 350GeV in the lab frame. ~MHz input rate
- ➡ Uses 6 planes\*48 bins (25kchannels total) to reconstruct tracks coming from the primary vertex, then iterates scanning for secondary vertices.
- ➡ Trigger: 3 primary + 2 secondary tracks
- ➡ Uses ASIC , makes a FASTBUS crate. 35 $\mu$ s total time, used at asynchronous L2, independent of occupancy.
- ➡ Rejection  $\sim 10$  for b/c, a modest improvement (initial S/B  $\sim 10^{-6}$ ). Only useful in conjunction with other triggers.
- ➡ Close to the limits at the time - **how can one deal with much more complicated collider experiments ?**

# V-trigger comes of age @CDF

➡ **GOAL: Boost CDF B-physics reach**


➡ B production at Tevatron large ( $10^{11}$ /year) **but:**

- QCD background is 1000x larger

- RUN I trigger on (stiffor 2) **leptons**  $\Rightarrow$  low efficiency



➡ **Solution:** Build a fast device to reconstruct SVX tracks *online*

# Quadrant of CDF II Tracker



- COT: Drift chamber  
axial+stereo wires
- SVXII + ISL layers  
6+3 Si microstrip  
2-sides  
90deg/stereo
- L00:  
Innermost, 1-sided


# SVX II



Point resolution  $\sim 12\mu\text{m}$

L1 analog pipeline and digitization in Front-End - Read out at L1 accept

# SVT: Silicon Vertex Trigger




*The Catch:*

SVX has a small lever arm  
=> low Pt resolution  
=> bad extrapolation to origin  
=> need additional input

SVT Inputs:

- COT tracks from Level 1 XFT ( $f, P_t$ )
  - 2D, Pt resolution  $2\% * P_t$ ,  $P_t > 1.5$
- Digitized pulse height in SVXII strips

# CDFII trigger/DAQ



## • CONSTRAINTS to SVT:

- $O(10^5)$  SVX channels
- $O(10^3)$  fired channels/event
- 50 kHz input rate

SVT here

Latency <10 μsec

- No Dead Time allowed

# Trigger on Hadronic B decays

Two paths

• L1:

- Two XFT tracks
- $P_{t1} > 2 \text{ GeV}$   $P_{t1} + P_{t2} > 5.5 \text{ GeV}$
- $\Delta\phi < 135^\circ$

• L2:

- $d_0 > 100 \mu\text{m}$  for both tracks
- Validation of L1 cuts with  $\Delta\phi > 20^\circ$
- $P_t \cdot X_v > 0$
- $d_0(B) < 140 \mu\text{m}$

High Mass

Two body  
decays

• L1:

- Two XFT tracks
- $P_{t1} > 2 \text{ GeV}$   $P_{t1} + P_{t2} > 5.5 \text{ GeV}$
- $\Delta\phi < 135^\circ$


• L2:

- $d_0 > 120 \mu\text{m}$  for both tracks
- Validation of L1 cuts with  $\Delta\phi > 2^\circ$
- $P_t \cdot X_v > 0$
- ~~$d_0(B) < 140 \mu\text{m}$~~

Low Mass

Many body  
decays

# Hadronic B trigger




SVT rate reduction:  
3 orders of magnitude

Little signal loss

# SVT: Silicon Vertex Trigger

*The SVT way*




1st: find low-res tracks  
2nd: fit for best resolution

- Asynchronous data-driven pipeline
- Hit Finder: "on the fly" cluster finding
- Associative Memory: real-time pattern recognition at low resolution
- Hit Buffer: associates hits to the roads found by the Associative Memory.
- Track Fitter: full-resolution fit


# Step I: match precalculated “Patterns”

Instead of looking for hit combinations such that  $f(x_1, x_2, x_3, \dots) = 0$

1. Build a database with all patterns corresponding to “good” tracks
2. Compare hits in each event with all patterns to find track candidates



In this example:  
Straight lines, 5 layers, 12 bins/layer



Total number of patterns grows as  $N_{bins}^{N_{pars}}$

# Building a “Pattern Bank” for CDF

- ➡ Divide in 12 phi wedges
- ➡ Limit to 2-D, and  $P_t > 2\text{GeV}$ 
  - It means the beam must be parallel to the detector !
- ➡ 6 layers: 5 SVX + 1 XFT
- ➡ AM flexibility: XFT is just another layer
  - use  $f(P_t, \phi) = \phi @ \text{SVX}$
  - Optimized for minimal AM size

*Used 4 SVX + 1 XFT (no miss) up to date - now moving to 5 SVX + 1 XFT (1-miss) to increase efficiency.*


# Building a “Pattern Bank” for CDF

## ☞ Important Tradeoff:

- Smaller bins=>more patterns
- Larger bins
  - ↳ more fired patterns/event
  - ↳ larger combinatorics inside each pattern
- ↳ More work in fitting stage
- CDF optimum:  $\sim 300 \mu\text{m}$  bins
  - ↳ **32k roads \*12 sectors**

# Massively parallel pattern matching: the **Associative Memory**

A set of patterns is stored in the Associative Memory. Each pattern (ROAD) contains the coordinates of hit at each detector layer of a possible track.




Hit coordinates are read out sequentially into the AM.


In the AM, each coordinate is compared to all the patterns in parallel.

Pattern recognition is complete as soon as the last hit is read.


Roads found by the AM are output sequentially.



# Associative Memory and bingo...





# Associative Memory internal structure



# Custom AM Device


Special electronics was needed to implement the functionality required by SVT



- **Full custom** VLSI chip, developed at INFN-Pisa (started in the '80!)
- 0.7 $\mu$ m technology
- 35mm<sup>2</sup>
- 180000 transistors
- 128 patterns, 6x12bit words each
- majority logic
- Working up to 40MHz

# AM chip

- Full custom VLSI, 0.7  $\mu$  technology, 2 metal layers 1 poly, 35 mm<sup>2</sup> die surface, ~ 180,000 transistors, PLCC44 package, 128 patterns stored, 6 layers of 12 bit each
- Not overlapping 2 phase clock, CLKA & CLKB, using leading and trailing edge of both signals (t0,t1,t2,t3).



- Maximum output frequency ~ 40 Mhz  $\Rightarrow t_{i+1} - t_i \sim 6$  nsec  $\Rightarrow$  need very good control of clock edges. Maximum input frequency > 100 Mhz


- 16 operation codes:

0	No Operation (NOP0)	9	Clear Counter and Load Shift Registers
1	Read	10	Init
2	Output	11	Disable
3	Write	12	Reset Handshake
4	Input	13	Enable
5	Clear Hit-Registers	14	No Operation (NOP14)
6	No Operation (NOP6)	15	No Operation (NOP15)
7	Shift		
8	Count		


**Great flexibility:**

**It is possible to fine tune the matching algorithm, asking 6/6 layers, or majority logic (e.g. 5/6 layers)**

# AM board (1998)




128 Amchips  
x 128 patterns each  
= 16K pattern board



VME  
←→


AMbus  
←→

# AM board block diagram



# SVT: Silicon Vertex Trigger

*The SVT way*  
~~The SVT way~~




1st: find low-res tracks  
2nd: fit for best resolution

- **Asynchronous data-driven pipeline**
- **Hit Finder**: "on the fly" cluster finding
- **Associative Memory**: real-time pattern recognition at low resolution
- **Hit Buffer**: associates hits to the roads found by the **Associative Memory**.
- **Track Fitter**: full-resolution fit

# StepII: use linearized constraints for speed

Non-linear geometrical constraint for a circle:

$$F(x_1, x_2, x_3, \dots) = 0$$



But for sufficiently small displacements:

$$F(x_1, x_2, x_3, \dots) \sim a_0 + a_1 \mathbf{D}x_1 + a_2 \mathbf{D}x_2 + a_3 \mathbf{D}x_3 + \dots = 0$$

with constant  $a_i$  (first order expansion of  $F$ )

# Constraint surface

6 coordinates:  $x_1, x_2, x_3, x_4, x_5 (P_T), x_6 (\phi)$

3 parameters to fit:  $P_T, \phi, d$

3 constraints


tangent plane:

$$\sum_1^6 a_i x_i = b$$

track parameters:

$$d \approx c_0 + \sum_1^6 c_i x_i$$

Linear approximation is so good that a single set of constants is sufficient for a whole detector wedge ( $30^\circ$  in  $\phi$ )



# Track Fitter: find track parameters

Track parameters expressed as scalar products:

$$P_i = F_i * X + Q_i \quad (P_i = p_t, f, d_1, c_2, c_3, c_4)$$


Coefficients fixed in each sector

$$P_{0i} + dP_i = F_i * (X_0 + d) + Q_i$$


Lower SuperStrip edge

$$P_{0i} = F_i * X_0 + Q_i \quad (\text{stored in a RAM})$$

$$dP_i = F_i * d$$



# Track Fitter design




**Timing: 1.1 ms (1 road, 1 combination)**

*All good fits are output - final SVT board ("GhostBuster") selects only the best one*


# SVT boards

Xilinx and Altera FPGA,  
with exception of AM board




# Hit Buffer data processing


- **SS MAP:** from hits to SuperStrips




- **AM MAP:** from roads to SuperStrips



# Hit Buffer architecture




# CDF Hit Buffer



G. Punzi, INFN-Pisa

NSS short course on Triggering in Particle Physics Experiments - [Triggering on detached vertices](#)


# Hit Finder board




G. Punzi, INFN-Pisa

NSS short course on Triggering in Particle Physics Experiments - [Triggering on detached vertices](#)

# Hit Finder data flow




# SVT data flow



- 9Ux400mm Eurocard boards
- VME used for download/control/diagnostics.
- Data flow on dedicated point-to-point cable connections
- The sequencer board is the “brain” of the associative memory system
- Sequencer and Amboards are connected via a custom P3 backplane
- Up to 4 amboards can be driven by one sequencer



# SVT Merger board




G. Punzi, INFN-Pisa

NSS short course on Triggering in Particle Physics Experiments - [Triggering on detached vertices](#)


# SVT: board and crate layout




b0svt00




b0svt07




b0svt06




b0svt05




b0svt01



b0svt02




b0svt03




b0svt04



# Beam position effect: Impact parameter vs. phi



Raw





Subtracted

$$d = y \cos(\phi) - x \sin(\phi)$$


# Online 3D beam position

Measurements delivered to GB  
for on-line subtraction and to  
Accelerator Control

In each barrel




90 cm




3D fit through 6 points yields  
 $x_0, y_0, dx/dz, dy/dz$

Compute  $x, y$  of beam spot at six  
positions in  $z$  using tracks from six  
distinct "electrical barrels"



# Beam profile as seen by the trigger

Impact parameter distribution



This distribution is interpreted as the convolution of the actual transverse size of the beam spot with the impact parameter resolution of the SVT


$$\sigma \sim 48 \text{ um} \sim 42 \text{ um} \oplus 23 \text{ um}$$

SVT resolution      beam spot size

	<i>beam</i>	<i>SVT</i>	<i>Total</i>
<i>sigma</i>	23	42	48
<i>rms</i>	23	51	56

# Two-track d correlation

See CDF note 4189



CDF/MEMO/TRACKING/CDFR/4189

## Measuring beam width and SVX impact parameter resolution

S. Donati, L. Ristori

### Introduction

The observed impact parameter distribution of SVX tracks is the convolution of the primary vertex distribution with the impact parameter resolution and its width ( $\sigma_{\#} \sim 46 \mu\text{m}$ ) is given by:

$$\sigma_{\#}^2 = \sigma_p^2 + \sigma_r^2 \quad (1)$$


where  $\sigma_p$  is the actual beam width and  $\sigma_r$  is the impact parameter resolution. We propose a method to measure  $\sigma_p$  and  $\sigma_r$  separately from data.

The idea is to extract  $\sigma_p$  from the measurement of the correlation between impact parameters of track pairs exiting from the same primary vertex. Since  $\sigma_{\#}$  is easily measured, impact parameter resolution ( $\sigma_r$ ) is then determined by subtraction (Eq. (1)).

This method can also be used to determine  $\sigma_p$  and  $\sigma_r$  dependence on  $z$  and  $p_t$ .


$$\langle d_1 * d_2 \rangle - \langle d_1 \rangle \langle d_2 \rangle = s^2 \cos(\phi)$$

Intrinsic beam width




# SVT + BEAM = TOTAL

rms in microns



# Intrinsic beam width




# Timing

Step I

Step II

## SVT TIMING



Prediction of SVT execution time from design document  
CDF3108 – Nov 1994






SVX readout    SVT proc.    Total (us)

2.5	10.5	13
9	13	22

predicted  
actual



# Results: Hadronic Charm decays!




No lepton requirements !

Get as many B from hadronic D sample  
than from J/ $\psi$  - a whole new window to B physics thanks to V-trigger

# Hadronic B decays !




# Impact parameter trigger at




- ☞ Tevatron experiment, similar goals and boundary conditions as CDF
- ☞ Similar trigger design, but younger project: technological differences
- ☞ Massive use of powerful FPGA - makes headlines of Xilinx Xcell journal

# D0 Central Tracker



# Silicon Microstrip Tracker SMT



6 Barrels

12 Disks  
"F"



4 Disks  
"H"

Read-out: SVX-II chips 800.000 channels


Hit resol. 10 $\mu$ m, secondary vertex resol. 35 $\mu$ m  
(r,phi) ; 80 $\mu$ m(r,z)

ing on detached vertices


# SMT Barrel




# Central Fiber Tracker




- 16.000 channels
- Read-out: SVX-II chips
- **Fast enough for L1**
- 2.6 m scintillation fibers, VLPC readout + 10m waveguides
- Mounted on 8 cylinders  $20 < r < 50$  cm
- 8 alternating axial and stereo doublets (2deg pitch)



# D0 Trigger System



# Overview of STT



3 custom **VME** boards mounted on common custom motherboard

# L2STT Card Flavors

## ☞ fiber road card

- receive SCL
- fan out L1CTT data
- manage L3 buffers
- arbitrate VME bus

## ☞ silicon trigger card

- preprocess SMT data
- associate hits with CFT tracks

## ☞ track fit card

- fit trajectory to hits

## ☞ CPU


- initialization
- downloading
- monitoring
- resets

## ☞ VBD

# Fiber Road Card


- **Trigger receiver** communicates with the trigger framework (**SCL receiver card** on motherboard) and broadcasts any control signals to the other cards (J3)
- **Road receiver** receives tracks from the Level 1 CFT trigger
- **Trigger/road data formatter** constructs the trigger/road data blocks and transmits this information to the other cards
- **Buffer manager** handles buffering and readout to Level 3
- Implemented in 3 **FPGAs**

# Fiber Road Card (FRC)



# Silicon Trigger Card

- Bad strips are masked (LUT)
- Pedestals/gains are calibrated (LUT)
- Neighbouring SMT hits (axial or stereo) are clustered using **FPGAs** programmed in VHDL




- Axial clusters are matched to  **$\pm 1\text{mm}$ -wide roads** around each CFT track via precomputed LUT

# Silicon Trigger Card

from FRC via serial link

L1CTT SCL




TFC via serial link

3	3	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0								
track				$\frac{dE}{dx}$		sequencer				HDI			chip		centroid														

# STC Prototype board

Road  
LUT



control logic  
(8x) channel logic  
(Xilinx Virtex E)  
800k gates  
1.1 Mbits RAM  
560 pin BGA  
\$1200

accommodates  
all 8 channels  
→ need 1/STC


# Track Fit Card

---

- Control logic (Altera FPGAs) maps each road to one of **eight** processors and handles I/O buffer management
- Processor (TI DSP) receives **2 CFT hits** and **r-φ SMT clusters** in road defined by CFT track
- Lookup table used to convert hardware to physical coordinates
- C program on DSP selects clusters closest to road center at each of **4 layers** and performs a **linearized track fit**:

$$\mathbf{f}(r) = \frac{b}{r} + \mathbf{k}r + \mathbf{f}_0$$

# Track Fit Card (TFC)



Coordinate  
Conversion  
LUT

Matrix LUT


DSP

# Track Reconstruction

---


- Formulate track equation in terms of **hits** (3 or 4 SMT + 2 CFT hits)
- With  $\phi_1$  as reference, use  **$\phi$  residuals** in computation
- near-zero  $\phi$  residuals allow use of **integer arithmetic**
- Matrix is precomputed and stored in a lookup table
- ☞ Expect 35  $\mu\text{m}$  I.P. sigma (15 $\mu\text{m}$  res.+30 $\mu\text{m}$  beam)
- ☞ Simulation predicts 25  $\mu\text{s}$  average total execution time, adequate for D0 L2

# Hit Filtering Algorithm



- Start from road defined by CFT track
- Look for hits in all four layers but allow hits in only three out of four layers
- Simpler than AM algorithm, easier to implement in FPGA

# CDF I.P. trigger with just 4 Si layers



I.P. resolution =  $\sim 60\mu\text{m}$



AM-based tracking  
does not need an  
external track as seed

# Beam Spot Correction

- ➔ Track parameters computed wrt **detector origin** (0,0)
- ➔ Impact parameter relevant to physics measured wrt collision (i.e., **beam spot**)
- ➔ Beam spot position downloaded to STT on a run-by-run basis
- ➔ Impact parameter correction performed in DSP
$$b_{corr} = b + \text{sign}(\mathbf{k}) r_B \sin(\mathbf{f}_B - \mathbf{f}_0)$$
where  $(r_B, \mathbf{f}_B)$  is beam position
- ➔ Beam spot offset tolerance is **1 mm**, within Tevatron specs



# STT Crate

6 Identical Crates with  
 1 Fiber Road Card  
 9 Silicon Trigger Cards  
 2 Track Fit Cards




Layout of Run 2A STT Crate

# STT Performance



Monte Carlo

- Plots from STT Trigger Simulator
- Exact DSP fitting code used
- Has been instrumental in developing the fitting algorithm
- Produces test vectors for all cards




# Physics expectations from STT

- ☞ Increase inclusive  $bb$  production yield six-fold with low enough threshold to see  $Z \rightarrow bb$  signal
  - Control sample for b-jet energy calibration,  $bb$  mass resolution, b trigger and tagging efficiencies
- ☞ Top quark physics
  - Factor of 2 improvement in top mass systematics due to improved jet energy scale calibration
- ☞ Heavy  $bb$  resonances for Higgs searches
  - Double trigger efficiency for  $ZH \rightarrow (vv)(bb)$  by rejecting QCD gluons and light-quark jets
- ☞ b-quark physics
  - Lower  $p_T$  threshold on single lepton and dilepton triggers ( $B^0 \rightarrow \mu\mu$ ,  $B_s$  mixing, etc.)
  - Increase  $B_d^0 \rightarrow J/\Psi K_S$  yield by 50% (CP violation)

# New challenge: BTeV L1 trigger

- ☞ Tevatron collider experiment, forward-backward geometry
- ☞ Strongly oriented to B physics
- ☞ Depend on displaced track trigger starting from L1

Here is a plan view of the BTeV Detector in the C0 Interaction Region  $D_m$



The pixel vertex detector has **tracking stations** located inside the Tevatron beam vacuum in the dipole field of the BTeV spectrometer magnet:




- **31 tracking stations** are evenly distributed over 128 cm
- each tracking station has **2 pixel planes**
- each plane has ~ **500,000 pixels** covering a 10 x 10 cm area
- each pixel is rectangular, with a size of 50 x 400 microns

# BTeV Si pixel detector



*total of 23 Million pixels  
in the full pixel detector*

*14,080 pixels (128 rows x 110 cols)*

*sensor module*




# BTeV trigger system




# Level 1 vertex trigger architecture

30 station pixel detector




Here is a simulated event in the pixel vertex detector.



A closer look at the vertex detector shows two pixel planes per tracking station.

Per vedere questa immagine  
occorre QuickTime™ e un  
decompressore Cinepak.


For each station the plane on the right belongs to the collection of planes referred to as the non-bend view and the plane on the left belongs to the bend view.



By compressing everything by a factor of 10 along the beam direction, the curvature of each track in the bend view is more evident.

Per vedere questa immagine  
occorre QuickTime™ e un  
decompressore Cinepak.


By removing the pixel planes we can see the individual pixel measurements referred to as “pixel hits.” Hits that are not located on a red track are “noise” hits, or come from tracks not associated with the primary interaction.



Let's rotate everything by 90 degrees so that we can see the tracks and hits looking along the beam direction.

Per vedere questa immagine  
occorre QuickTime™ e un  
decompressore Cinepak.


At the center of each pixel plane is a square hole that allows the Tevatron beams to pass through the vertex detector. This explains the absence of hits in the central region, which is referred to as the beam region.




We zoom in a bit more to have a closer look at the pixel hits.

Per vedere questa immagine  
occorre QuickTime™ e un  
decompressore Cinepak.


The horizontal rectangles represent hits in the bend view, while vertical hits come from pixel planes belonging to the non-bend view.




Let's zoom out and remove the tracks.



This shows the data that is passed to the vertex trigger, and marks the start of the trigger algorithm.




The vertex trigger starts by considering the hits in the bend view. The hits in the non-bend view are ignored for now.




The inner region is used to find the beginning of tracks as they leave the beam region and enter the pixel detector. The outer region is used to find tracks as they exit the pixel detector.

Inner region


Outer region




These are the selected hits: **red** hits in the inner region, and **blue** hits in the outer region. The **black** hits come from the first and last tracking stations, and are used to find tracks that exit the vertex detector at either end.



Inner hits in one tracking station are matched with pixel hits in an adjacent station. We require that the line connecting a pair of hits projects to the beam region. This step is performed in parallel for hits in all 31 tracking stations.




Similarly, the outer hits in each tracking station are matched with pixel hits in adjacent stations. We require that the line connecting a pair of hits projects outside the pixel detector.




Now we rotate everything back by 90 degrees, and have a look at the track segments that we have found.

Per vedere questa immagine  
occorre QuickTime™ e un  
decompressore Cinepak.

There are quite a few fake tracks. However, the total number of tracks is less than the number of hits that we started with. So the first step of the trigger is able to reduce the amount of data that must be processed by subsequent steps.



This step does an excellent job, and we are left with the tracks that we need for subsequent track/vertex reconstruction and event selection. A few fake tracks remain, but these are almost all eliminated later on.




Now we rotate everything by 90 degrees around the beam direction, and have a look at the track segments in the non-bend view.

Per vedere questa immagine  
occorre QuickTime™ e un  
decompressore Cinepak.


At this point we have introduced the hits from the non-bend view into the trigger algorithm. This step eliminates some of the fake tracks, but more importantly it improves our ability to reconstruct the primary interaction point for each event.

You may have noticed two of the fake tracks disappear.



*(movie courtesy of Erik Gottschalk)*

# Level 1 trigger 4-DSP prototype board



G. Punzi, INFN-Pisa

NSS short course on Triggering in Particle Physics Experiments - [Triggering on detached vertices](#)

# BTeV Trigger on detached tracks

Generate Level-1 accept if  $>2$  “detached” tracks in the same arm of the BTeV detector with:

$$p_T^2 > 0.25 \text{ (GeV/c)}^2$$

$$d > 6\sigma$$

$$d \leq 0.2 \text{ cm}$$


# BTeV Level 1 vertex trigger efficiency

Process	Eff. (%)	Monte Carlo
<b>Minimum bias</b>	<b>1</b>	<b>BTeVGeant</b>
$B_s \rightarrow D_s^+ K^-$	<b>74</b>	<b>BTeVGeant</b>
$B^0 \rightarrow D^{*+} r^-$	<b>64</b>	<b>BTeVGeant</b>
$B^0 \rightarrow r^0 p^0$	<b>56</b>	<b>BTeVGeant</b>
$B^0 \rightarrow J/\psi K_s$	<b>50</b>	<b>BTeVGeant</b>
$B_s \rightarrow J/\psi K^{*0}$	<b>68</b>	<b>MCFast</b>
$B^- \rightarrow D^0 K^-$	<b>70</b>	<b>MCFast</b>
$B^- \rightarrow K_s p^-$	<b>27</b>	<b>MCFast</b>
$B^0 \rightarrow 2\text{-body modes}$ ( $p^+ p^-, K^+ p^-, K^+ K^-$ )	<b>63</b>	<b>MCFast</b>

# FUTURE: Towards the LHC

- ➡ New complex detectors being built
- ➡ L1+L3 DAQ systems, connected by a switch - no hardware L2
- ➡ Harder to clarify physics targets
- ➡ Tracking mainly viewed as L3 (CPU) task
- ➡ Hardware detached track finders are being studied as pre-processors before the switch, after L1 accept

# LHC-type trigger/DAQ: L1-L3



- Track/vertex processor as a “cluster finder”

- Preprocessed data, smaller size, ready for L3 to use

# R&D on Fast Tracking\*


- ☞ “CDF-like” system, based on Associative Memory
- ☞ Large Si trackers
- ☞ No L1 tracks, must use several Si layers
- ☞ Larger data volume
- ☞ Need larger AMs, ~10 layers, ~ **$10^7$**  patterns

\* IEEE Trans. on Nucl. Sc., Vol 48, No 3, 575, (2001).

# Progress in AM implementations

- ☞ ('90) CDF Amchip, full custom 0.7  $\mu\text{m}$ :
  - 6 layers, 12-bit, **16 kpatt/board**
- ☞ ('01) XC2S200E 0.18 $\mu\text{m}$  (80\$/kpatt)
  - 6 layers, **38 kpatt/board**
- ☞ ('01) XC2V1000 0.15 $\mu\text{m}$  (170\$/kpatt)
  - 8 layers, **153 kpatt/board**
- ☞ ('98) Stand. Cell 0.35 $\mu\text{m}$  ( $\sim$ 100k\$ + 25\$/kpatt)
  - 6 layers, **800 kpatt/board**
- ☞ ('05) Virtex? (.1 $\mu\text{m}$ ) (ITRS98)
  - 12 layers, 18 bits, **330 kpatt/board**
- ☞ ('05) Stand.Cell ?(.1 $\mu\text{m}$ ) (ITRS98)
  - 12 layers, 18 bits, **5600 kpatt/board**
- ☞ System: 0.4Mpatt  $\rightarrow$  4 Mpatt, B/W: 0.4Gb/s  $\rightarrow$  4Gb/s

# ASIC vs FPGA (from Xilinx)





xilinx.com, img\_19/10/01

FPGA is best for development/small systems

ASIC may be still better for large systems at future experiment

# AM size & fit workload vs bin size



# Next-generation AM system

# Quick summary

☞ CDF and D0:  $\sim 10\mu\text{s}$  latency=proc.time (L2)

- **CDF**: parallel pattern matching (AM 400kcells) + linearized fit (FPGA)
- **D0** Seed road+association (FPGA)+linearized fit(DSP)

☞ BTeV:  $350\mu\text{s}$  latency/( $N=2500$ )  $\Rightarrow 132\text{ns}$  (L1)

- Extensive buffer memories , long L1 pipeline
- Tracking by growth: hit pairs  $\rightarrow$  triplets  $\rightarrow$  tracks  $\rightarrow$  vertices (FPGA + DSP)

☞ LHC R&D: Large size AM (FPGA  $\rightarrow$  ASIC)

# Concluding remarks

- ☞ Triggering on displaced vertices is complex, but it is now a well-established technique
- ☞ It is starting to produce hot physics results
- ☞ It is likely to play a role in most future experiments